Performance evaluation of FD-SOI Mosfets for different metal gate work function
نویسندگان
چکیده
FULLY DEPLETED (FD) SILICON ON INSULATOR (SOI) METAL OXIDE FIELD EFFECT TRANSISTOR (MOSFET) IS THE LEADING CONTENDER FOR SUB 65NM REGIME. THIS PAPER PRESENTS A STUDY OF EFFECTS OF WORK FUNCTIONS OF METAL GATE ON THE PERFORMANCE OF FD-SOI MOSFET. SENTAURUS TCAD SIMULATION TOOL IS USED TO INVESTIGATE THE EFFECT OF WORK FUNCTION OF GATES ON THE PERFORMANCE FD-SOI MOSFET. SPECIFIC CHANNEL LENGTH OF THE DEVICE THAT HAD BEEN CONCENTRATED IS 25NM. FROM SIMULATION WE OBSERVED THAT BY CHANGING THE WORK FUNCTION OF THE METAL GATES OF FD-SOI MOSFET WE CAN CHANGE THE THRESHOLD VOLTAGE. HENCE BY USING THIS TECHNIQUE WE CAN SET THE APPROPRIATE THRESHOLD VOLTAGE OF FD-SOI MOSFET AT SAME VOLTAGE AND WE CAN DECREASE THE LEAKAGE CURRENT, GATE TUNNELLING CURRENT AND SHORT CHANNEL EFFECTS AND INCREASE DRIVE CURRENT.
منابع مشابه
Effectiveness of Strain Solutions for Next-Generation MOSFETs
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission....
متن کاملPerformance Analysis of FD-SOI MOSFET with Different Gate Spacer Dielectric
As scaling down MOSFET devices degrade device performance in term of leakage current and short channel effects. To overcome the problem a newer device Silicon-on-Insulator (SOI) MOSFET has been introduced. The Fully Depleted (FD) SOI MOSFETs also suffer from short channel effects (SCE) in the sub 65 nm regime due to reduction in threshold voltage. Several investigations are going to reduce the ...
متن کاملMetal Gate Technology for Fully Depleted SOI CMOS
This paper reviews recent approaches in the development of a tunable work function metal gate CMOS technology and describes the application of one such approach to the fabrication of metal gate fullydepleted (FD) SOI transistor structures such as the ultra-thin body (UTB) FET and the FinFET.
متن کاملNano Scale Single and Double Gate SOI MOSFETs Structures and Compression of Electrical Performance Factors
With the scaling of MOSFETs in to sub-100nm regim, Silicon – on – Insulator (SOI), single gate (SG) and double gate (DG) MOSFETs are expected to replace tradional bulk MOSFETS. These novel MOSFETs devices will be strong contenders in RF applications in wireless communication market. This work is concerned about the device scaling and different design structures of nano scale SOI MOSFETs. The co...
متن کاملComprehensive Simulation Study of Statistical Variability in 32nm SOI MOSFET
1. Abstract We have studied the statistical variability (SV) in thinbody silicon-on-insulator (TBSOI) MOSFETs with high-κ/metal gate stacks. We have considered the impact of the gate workfunction variation (WFV) in conjunction with random discrete dopants (RDD) and trapped interface charges. The simulations were carried with the Glasgow 3D ’atomistic’ simulator GARAND. Results for both threshol...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- CoRR
دوره abs/1104.0824 شماره
صفحات -
تاریخ انتشار 2011